

1 ABSTRACT OF THE DISCLOSURE

2 Semiconductor processing methods of forming transistors,
3 semiconductor processing methods of forming dynamic random access
4 memory circuitry, and related integrated circuitry are described. In one
5 embodiment, active areas are formed over a substrate, with one of the
6 active areas having a width of less than one micron, and with some of
7 the active areas having different widths. A gate line is formed over the
8 active areas to provide transistors having different threshold voltages.
9 Preferably, the transistors are provided with different threshold voltages
10 without using a separate channel implant for the transistors. In another
11 embodiment, a plurality of shallow trench isolation regions are formed
12 within a substrate and define a plurality of active areas having widths
13 at least some of which being no greater than about one micron (or
14 less), with some of the widths preferably being different. One or more
15 gate lines may be coupled to the respective active areas to provide
16 individual transistors, with the transistors corresponding to the active
17 areas having the different widths having different threshold voltages. In
18 another embodiment, two field effect transistors are fabricated having
19 different threshold voltages without using a separate channel implant for
20 one of the transistors versus the other.

Addendum

1. Semiconductor Processing Methods of Forming Transistors, Semiconductor Processing Methods of Forming Dynamic Random Access Memory Circuitry, and Related Integrated Circuitry

2025 RELEASE UNDER E.O. 14176